106-GHz bandwidth InP DHBT linear driver with a 3-Vppdiff Swing at 80 Gbd in PAM-4


This Letter reports the design, fabrication and characterisation of a new differential linear driver, fabricated in the III-V Lab 0.7-μm emitter width indium phosphide (InP) double heterojunction bipolar transistor (DHBT) technology. Large-signal electrical characterisation shows 80-Gbd symbol-rate four-level pulse amplitude (PAM-4) modulation conjugated with a driver output swing of 3-Vppdiff and a 0.74-W power consumption. Thus resulting in a 1.22-Gbd driving efficiency, the highest over 70-Gbd drivers’ state-of-the-art, at that date. Accordingly, S-parameter measurements of the standalone linear driver exhibit the highest gain-bandwidth product of 556 GHz, in that current state-of-the-art.

Introduction: Hyperbolic global IP traffic growth together with 5G upcoming challenges are calling for an ever increasing transmission capacity in digital coherent systems of the core optical networks. To cope with that unprecedented demand, telecommunication vendors have been relying on spectrally efficient multi-level modulation format, such as PAM-4 and m-ary quadrature amplitude modulations (m-QAMs), generated by high-speed digital to analogue converters (DACs). In that context, the generation of four-level pulse amplitude modulation (PAM-4) electrical signals with an over 64 Gbd symbol-rate is of prime interest.

Yet, state-of-the-art electro-optical (E/O) Mach–Zehnder modulator (MZM) face a drastic E/O bandwidth/required driving voltage trade-off [1]. In [2], the MZM yet reaches a 53.3-GHz Vref figure-of-merit. Hence, differential linear drivers providing higher than 2 to 3 Vpp of linear output swing, as well as an over 100-GHz bandwidth and a low power consumption, are required for very high speed, energy efficient optical transmissions. Maximising the figure-of-merit defined by (1), that emphasises analogue front-ends’ driving efficiency at a given symbol rate, is thus of prior importance

\[ \text{FoM} = \frac{D_s V_{pp}^2}{8Z_0 P_{DC}} \]

where \(D_s\) is the PAM-4 symbol-rate, \(V_{pp}\) is the single-ended or differential output swing at \(D_s\), \(Z_0\) is single-ended or differential output impedance matching and \(P_{DC}\) is the DC power consumption of the circuit.

III–V compound semiconductor-based transistors can provide very high cut-off frequencies (\(> 400\) GHz) while ensuring high breakdown voltages (\(> 4\) V) to switch high powers at very high speed, as shown in [3]. Therefore, being perfect candidates for these applications. Few works have shown over 64 Gbd symbol-rate PAM-4 (or 16-QAM) generation, with an over 1-Vpp amplitude, up to date. Although some silicon- or silicon–germanium-based circuits show over 90-GHz bandwidth, as in [4, 5], published symbol-rate do not exceed 56 Gbd. In [2], a 168-Gbd polarisation division multiplexed (PDM) 16-QAM transmission is shown, multiplexing signals from four DACs, using two 0.25-μm InP DHBTs based 2 to 1 analogue multiplexer-driver, while both provides a 1.5-Vpp output swing, a 110-GHz bandwidth, an about 8-dB peaking gain at 85 GHz and a power consumption of about 0.9 W power consumption. Yet, power and latency hungry digital signal processing is here required. The authors of [6] report a very high-speed power DAC, based on a 0.7-μm width InP DHBT technology, which can generate 107 Gbd PAM-4 signals with a 3.7-Vppdiff output swing at a 2.9-W power consumption. Then, in [7], a commercially available differential linear InP amplifier shows 90-Gbd PAM-4 signals with a 3.2-Vppdiff output swing, a 55-GHz bandwidth and a power consumption of 3.6 W. However, neither of them conjugates the required output swing, bandwidth and power consumption to efficiently built an over 100-GHz E/O bandwidth transmitter.

In this Letter, we present a 106-GHz -3dB bandwidth differential linear driver, fabricated in the III-V Lab 0.7-μm emitter width InP DHBT technology, with a PAM-4 linear output swing of 3-Vppdiff at 80 Gbd (160 Gbs), together with a 0.74-W power consumption. Among the most prominent in the output driver, Circuit design and characterisation set-up are here described, as well as S-parameter, linearity and large swing high symbol-rate measurement results.

Design and architecture: The InP linear driver die is depicted in Fig. 1. It measures 1.2 × 1.5 mm² while circuit core dimensions are 0.6 × 0.2 mm². The driver is fully differential and composed of three amplifying cells, each relying on an emitter–follower and (cascode) differential pair cascade, based on the inter-gain-cells impedance mismatching principle. EM-circuit co-simulation, based on an ADS-momentum coupling, has been intensively used to obtain an accurate model of the circuit’s behaviour, thus preventing bandwidth limitations and unstable operations that would come from inter-stage transmission-line termination and EM-couplings. Hence, all passive parts of the circuit have first been EM-simulated, then co-simulation was performed using the 0.7-μm InP DHBT thermo-electrical model. Series-feedback, through emitter resistive degeneration of all differential pairs in the circuit, has been implemented to improve both circuit’s impedance matching and bandwidth, as well as to increase its linear dynamic. The driver input stage provides broadband input impedance matching and common-mode rejection to improve the circuit bandwidth and stability. To increase the signal-to-noise ratio, it features a 5-dB differential gain. The last preamplifier cell is further decreasing the common-mode gain while highly improving the impedance matching between the input amplifier and the output driver, which has a large capacitive input impedance. It thus improves the bandwidth at the expense of extra power consumption. Then, the output driver provides a 10-dB differential gain, together with 6.2 dB of peaking gain, through inductive peaking, that improves the bandwidth and the output impedance matching on a 100-Ω load. It provides also a 5-dB differential gain at compensating the E/O modulator bandwidth limitations. Moreover, a parallel-transistor configuration has been implemented to both increase the linear output dynamic and to decrease transistor’s thermal operating point, at the expense of input and output matching, caused by transistor’s input and output capacitance summation. Therefore, to mitigate those effects, a cascode configuration has been used, improving the gain-bandwidth product and the input/output impedance matching, in minimising the Miller effects.

InP DHBT technology: The III-V Lab in-house 0.7-μm InP DHBT technology, that served to fabricate this linear driver and the in-house active combiner depicted in Fig. 1, features, respectively, a 370 and 430-GHz fT and fMAX, an about 4-V breakdown voltage, BVCEs, and a static current gain higher than 30. The available emitter lengths in that technology are 5, 7 and 10-μm, all were used in this circuit to get the best trade-off between footprint, thermal constraints and frequency response. This technology has three Au-based metallisation layers, thin film NiCr resistances and SiN4 metal-insulator-metal capacitors. Additional information, including the fabrication process, can be found in [3].

Measurement set-up and results: A 2-port 110-GHz Anritsu ME7808A vector network analyser (VNA) was used to measure the standalone driver S parameters, from 70 kHz to 110 GHz, which are depicted in Fig. 2a. The single-ended gain, \(S_{21}\), is 8.4 dB (14.4 dB differential) at 0.1 GHz and exhibits 6.2 dB of peaking gain at 59.4 GHz, which was useful to compensate for set-up bandwidth limitations during large-signal eye diagram measurements. A 106-GHz 3-dB bandwidth was obtained, together with a good input/output impedance matching, as \(S_{11}\) and \(S_{22}\) remain better to 10 dB up to, respectively, 92 and 100 GHz. But for the resonances that come from the passive parts modelling of the circuit and require adjustments, a good agreement between measurement and EM-circuit co-simulation is obtained.

Using the same VNA, the standalone linear driver single-ended output power versus single-ended input power characterisation was conducted at 1 and 30 GHz, as shown in Fig. 2b. The output/input 1-dB compression point is 1.8 dBm at 1 GHz, corresponding to a 3.56 dBpp differential output swing and testifying of a high linearity.
Those measurements also confirmed the equalisation capabilities of the linear driver as the power gain is increasing with the frequency.

![Fig. 2 Standalone InP linear driver characterisations](image)

**Fig. 2** Standalone InP linear driver characterisations

*a* S-parameter measurements (solid lines with symbols) and EM-circuit co-simulations (broken lines). The single-ended S-parameter gain, **S**11, is displayed in red and the single-ended input/output S-parameter reflection coefficients, **S**11/22, are, respectively, displayed in blue and green.

*b* Single-ended output power at 1-dB of gain compression.

**Conclusion:** This Letter presents the design and characterisation of a new linear lumped driver fabricated in the III-V Lab in-house InP 0.7-µm emitter width DHBT technology. Record gain-bandwidth product and figure-of-merit have been obtained together with a good linearity and low power consumption. It thus emphasises its high capabilities to very efficiently drive high-speed E/O modulators. Hence, this InP linear driver is paving the way to over 100-GHz E/O bandwidth transmitter for over 1 Tb/s/channel optical transceivers. Further exploration of this driver performances could lead to higher symbol-rate and PAM-8 characterisations, as well as long-distance very high symbol-rate optical transmission experiments.

**Acknowledgments:** This work was supported by the European ICT QAMeleon and TERIPIHC projects. The authors thank T.K. Johansen for his advices and the modelling of the InP DHBT transistors.

© The Institution of Engineering and Technology 2020

Submitted: 06 March 2020

doi: 10.1049/el.2020.0654

One or more of the Figures in this Letter are available in colour online.

R. Hersent, F. Jorge, B. Duval, J.-Y. Dupuy, A. Konczykowski, M. Riet, V. Nodjiadjim, C. Mismer and F. Blache (III-V Lab, Joint Laboratory Between Nokia Bell Labs, Thales Research and Technology and CEA LETI, France)

E-mail: romain.hersent@3-slab.fr

A. Kasbari and A. Ouslimani (Quartz Lab, ENSEA, France)

R. Hersent: Also with Quartz Lab, ENSEA, France

**References**


**Table 1: High symbol-rate linear driver state-of-the-art**

<table>
<thead>
<tr>
<th>Material</th>
<th>InP</th>
<th>InP</th>
<th>InP</th>
<th>InP</th>
</tr>
</thead>
<tbody>
<tr>
<td>technology</td>
<td>DHBT</td>
<td>DHBT</td>
<td>DHBT</td>
<td>DHBT</td>
</tr>
<tr>
<td>-3 dB bandwidth, GHz</td>
<td>110</td>
<td>55</td>
<td>106</td>
<td></td>
</tr>
<tr>
<td>gain (S11), dB</td>
<td>10.5</td>
<td>11</td>
<td>14.4</td>
<td></td>
</tr>
<tr>
<td>gain × bandwidth, GHz</td>
<td>368</td>
<td>195</td>
<td>556</td>
<td></td>
</tr>
<tr>
<td>peaking gain, dB</td>
<td>8</td>
<td>—</td>
<td>6.2</td>
<td></td>
</tr>
<tr>
<td>peaking frequency, dB</td>
<td>85</td>
<td>—</td>
<td>59.4</td>
<td></td>
</tr>
<tr>
<td>PAM-4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dc, Gbd</td>
<td>107</td>
<td>168</td>
<td>90</td>
<td>80</td>
</tr>
<tr>
<td>Vpp at Dc, V</td>
<td>3.7</td>
<td>1.5</td>
<td>3.2</td>
<td>3.0</td>
</tr>
<tr>
<td>Z0, Ω</td>
<td>100</td>
<td>50</td>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>se Peax, dBm</td>
<td>—</td>
<td>—</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>f at P0.1, GHz</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P0.5/Peax, W</td>
<td>2.9</td>
<td>0.99</td>
<td>3.6</td>
<td>0.74</td>
</tr>
<tr>
<td>FoM, Gbd</td>
<td>0.6/1.8</td>
<td>0.95</td>
<td>0.32</td>
<td>1.22</td>
</tr>
</tbody>
</table>

*Estimated values.

*b* Single-ended output power at 1-dB of gain compression.

*c* Power consumption of the output stage.

*d* Module Peax.

State-of-the-art: Table 1 depicts transmitter circuit state of the art that conjugate over 1 Vpp output swing and over 64-Gb/s PAM-4 signals. To the best of the authors knowledge, the proposed linear driver has the highest gain-bandwidth product, as well as the highest figure-of-merit, as defined in (1), testifying of very efficient driving capabilities.

![Fig. 3 InP linear driver differential 80-Gb/s PAM-4 output eye diagrams](image)

**Fig. 3** InP linear driver differential 80-Gb/s PAM-4 output eye diagrams

*a* At 2.55-Vpp output swing with a 550-mVpp input driver (inset).

*b* At 3.0-Vpp output swing with a 660-mVpp input driver (inset).