

Recent Advances in High-Speed and Large-Swing Integrated Circuits Implemented in InGaAs and GaAsSb InP DHBT for Terabit-Class Optical Communications




R. Hersent and A. Konczykowska
Circuits for Analog/Digital Interfaces
III-V Lab, Palaiseau, France
romain.hersent@3-5lab.fr



*ESSDERC – ESSCIRC Workshop
the 22nd of September 2021*

- ❖ I. Terabit-class optical communications
- ❖ II. III-V Lab InP DHBT Technology
- ❖ III. High symbol-rate and large-swing InP DHBT circuit design and applications

- ❖ **I. Terabit-class optical communications**
- ❖ II. III-V Lab InP DHBT Technology
- ❖ III. High symbol-rate and large-swing InP DHBT circuit design and applications



Bandwidth hungry applications:

- Video streaming
- Internet of things (IoT)
- Cloud computing
- 5G
- ...

Source : P. J. Winzer et al. Fiber-optic transmission and networking : the previous 20 and the next 20 years. Optics Express, Sept. 2018

Optical system's capacity is heading towards saturation and cannot support tomorrow's IP traffic

$$C = D_S \cdot \log_2(N_S) \cdot N_\lambda \cdot N_{pol}$$

> 1 Tb/s/channel




Fig. 14. Overlapping spectra of 100 Chs DWDM signals at the output of the switch transmission in the 1550 nm band range.


Requires a higher optical bandwidth

Space
Optical channel and light polarisation


Optical Network Capacity

Requires higher linearity and SNR

Spectral efficiency
Complex Modulation format



Spectrum
Electrical Symbol-Rate



43-Gb/s InP DFF - Konczykowska et al. 2009 - rms jitter=234 fs, S/N=46

Requires a higher electrical bandwidth

> 125 GBd

1st focus: Increasing the electrical symbol-rate to increase the optical capacity

$$C = D_S \cdot \log_2(N_S) \cdot N_\lambda \cdot N_{pol}$$

> 1 Tb/s/channel




Fig. 14. Overlapping spectra of 100 Chs DWDM signals at the output of the Lululei transmitter in the 1540-1560 nm testing range.

Space
Optical channel and light polarisation


Requires a higher optical bandwidth

Optical Network Capacity


Requires higher linearity and SNR

16-QAM (PAM-4)

Spectral efficiency
Complex Modulation format



Spectrum
Electrical Symbol-Rate




43-Gb/s InP DFF - Koczynska et al. 2009 - rms jitter=234 fs, S/N=46

Requires a higher electrical bandwidth

2nd focus: Increasing the spectral efficiency to increase the optical capacity

$$C = D_S \cdot \log_2(N_S) \cdot N_\lambda \cdot N_{pol}$$


→ 1 Tb/s/channel



Space
Optical channel and light polarisation


Requires a higher optical bandwidth

Both light polarisations




Requires higher linearity and SNR

Spectral efficiency
Complex Modulation format



Spectrum
Electrical Symbol-Rate




43-Gb/s InP DFF - Konczykowska et al. 2009 - rms jitter=234 fs, S/N=46

Requires a higher electrical bandwidth

Optical devices prerogative

Copyright © 2021 III-V Lab. All rights reserved




Data converts and E/O modulators are key components for digital coherent transmitters

$$FoM_{Johnson} = f_T \cdot BV_{CEO}$$

Transition Frequency

Breakdown voltage




Terminology:

InP = indium phosphide, GaN = gallium nitride, SiGe = silicon germanium, ABCS = antimonide-based compound semiconductor
 HBT = heterojunction bipolar transistor, HEMT = high electron mobility transistor, L_g = gate length, W_E = emitter width


InP DHBT technologies show among the highest speed x breakdown voltage trade-off

- ❖ I. Terabit-class optical communication
- ❖ **II. III-V Lab InP DHBT Technology**
- ❖ III. High symbol-rate and large-swing InP DHBT circuit design and applications





Source : V. Nodjadjim et al. "0.7- μm InP DHBT technology with 400-GHz f_T and f_{MAX} and 4.5-V BV_{CE0} for high speed and high frequency integrated circuits". IEEE journal of the Electron Devices Society, pages 748–752, July 2019.

III-V Lab technology shows the best performances for ultra-high-symbol-rate and high output swing circuit design



- NTT
- Anritsu
- ETH
- NGST
- Teledyne
- UCSB
- IAF
- NEDI
- III-V Lab

$$FoM = (f_T \cdot f_{MAX})^{1/2} \cdot (I_c \cdot V_{ce})_{@ \text{peak } f_T}$$



InP/InGaAs/InP DHBT







- 3 Au-based metallisation
- Si₃N₄ MIM capacitors
- NiCr thin film resistors

400-GHz peak f_T and f_{MAX} at $J_C = 6 \text{ mA}/\mu\text{m}^2$
 a 30 static current gain
 A 4.5-V BV_{CE0} (breakdown voltage)

Source : V. Nodjadjim et al. "0.7- μm InP DHBT technology with 400-GHz f_T and f_{MAX} and 4.5-V BV_{CE0} for high speed and high frequency integrated circuits". IEEE journal of the Electron Devices Society, pages 748–752, July 2019.

III-V Lab technology shows the best performances for ultra-high-symbol-rate and high output swing circuit design

From nanometer...



...To system in package



Copyright © 2021 III-V Lab. All rights reserved

III-V materials
In: Indium
P: Phosphide

band diagram engineering through epitaxy

ultra high speed bipolar transistor

Analog-digital integrated circuits

Wafer processing

High frequency module

$$f_T/f_{MAX} > 400 \text{ GHz}$$

$$BV_{CEO} \text{ of } 4.5 \text{ V}$$


up to 250 DHBT per IC

3-inch wafer
4500 unitary chips


V. Nodjiadjim et al. "0.7-μm InP DHBT technology with 400-GHz- f_T and f_{MAX} and 4.5-V BV_{CEO} for high speed and high frequency integrated circuits", *IEEE journal of the Electron Devices Society*, pp. 748–752, July 2019


III-V Lab has the complete set of skills to develop InP based disruptive technologies

- ❖ I. Terabit-class optical communications
 - ❖ II. III-V Lab InP DHBT Technology
 - ❖ **III. High symbol-rate and large-swing InP DHBT circuit design and applications**
 - ❖ 2:1 Digital multiplexing selector
 - ❖ 3-bit Selector-Power-DAC
 - ❖ DAC-driver
 - ❖ Analog multiplexer (AMUX)
 - ❖ Linear equaliser-driver
- } Digital circuits
- } Analog circuits



2:1 MUX is time interleaving two input signals \rightarrow by reducing by half their time slots






$D_{1/2}$: 1st & 2nd input data
 Clk: Clock
 Q: output
 Q_b : complementary output

Main characteristics



- 48 transistors
- Power consumption
0.5/0.8 W for 240/730 mV
diff output amplitude
- CPW RF inputs and outputs

DB: Data Buffer
 CB: Clock Buffer
 GC: Gilbert cell
 OB: Output Buffer

1.2x1.5 mm²




High integrability InP-DHBT multiplexing selector architecture




Measurement F. Jorge (NBL)

World speed record
up-to **212-Gb/s**
signaling **on-wafer**



Measurement A. Adamiecki (NBL)

World speed record
up-to **180-Gb/s**
signaling **in-package**



InP-DHBT technology enables the highest baudrate operation

❖ **Electronics Letters, Jan 2019****212-Gbit/s 2:1 multiplexing selector realised in InP DHBT**

A. Konczykowska[✉], F. Jorge, M. Riet, V. Nodjiadjim,
B. Duval, H. Mardoyan, J.M. Estaran, A. Adamiecki,
G. Raybon and J.-Y. Dupuy

❖ **Post-deadline Paper ECOC 2019****222-GBAUD ON-OFF KEYING TRANSMITTER USING ULTRA-HIGH-SPEED 2:1-SELECTOR AND PLASMONIC MODULATOR ON SILICON PHOTONICS**

Haïk Mardoyan¹, Filipe Jorge², Benedikt Baeuerle^{3,4}, Jose Manuel Estaran¹, Wolfgang Heni^{3,4}, Agnieszka Konczykowska², Muriel Riet², Bernadette Duval², Virginie Nodjiadjim², Michel Goix², Jean-Yves Dupuy², Marcel Destraz^{3,4}, Claudia Hoessbacher^{3,4}, Yuriy Fedoryshyn⁴, Huajun Xu⁵, Debin Elder⁵, Larry Dalton⁵, Juerg Leuthold⁴, Sébastien Bigo¹

❖ **Post-deadline Paper ECOC 2019****180-GBaud All-ETDM Single-Carrier Polarization Multiplexed QPSK Transmission over 4480 km**


G. Raybon⁽¹⁾, A. Adamiecki⁽¹⁾, J. Cho⁽¹⁾, F. Jorge⁽²⁾, A. Konczykowska⁽²⁾, M. Riet⁽²⁾, B. Duval⁽²⁾, J.-Y. Dupuy⁽²⁾, N. Fontaine⁽¹⁾, P. J. Winzer⁽¹⁾, S. Chandrasekhar⁽¹⁾, X. Chen⁽¹⁾

Two different applications

- **Data center** short range OOK with direct detection (DD) – **capacity 222 Gb/s**
- **Long-haul** with QPSK format and coherent receiver
– **capacity 4x180=720 Gb/s**

High-rank publications of this InP DHBT 2:1 digital selector

❖ DAC + linear driver (classical approach)




Concept

Motivation

Multilevel formats to increase


- transmission capacity and
- spectral efficiency

❖ Power-DAC (new concept)



Power-DAC combines DAC and driver functionalities


- ❖ 6 NRZ input data signals are multiplexed to obtain 3 double bitrate signals
- ❖ 3 multiplexed signals are combined and amplified to obtain PAM-8 high swing output



Compact realisation of 2 functionalities

❖ Circuit measurements in PAM-2, PAM-4 and PAM-8 mode


100 GBd
(100 Gb/s)



2.1 V_{ppdiff}

1 bit on: NRZ


100 GBd
(200 Gb/s)



3.7 V_{ppdiff}


2 bits on: PAM-4

84 GBd
(168 Gb/s)



3.7 V_{ppdiff}


64 GBd
(192 Gb/s)



4.3 V_{ppdiff}

3 bits on: PAM-8

50 GBd
(150 Gb/s)



4.2 V_{ppdiff}

Up to 192 Gb/s signal with a 4.3-V_{ppdiff} output swing

❖ Electronics Letters

84 GBd (168 Gbit/s) PAM-4 3.7 V_{pp} power DAC in InP DHBT for short reach and long haul optical networks

A. Konczykowska¹, F. Jorge, J-Y. Dupuy, M. Riet, V. Nodjiadjim, H. Aubry and A. Adamecki



❖ IEEE Photonic Conference (IPC), 2015

- ❖ Single Carrier All-ETDM 1.08 Terabit/s Line Rate PDM-64-QAM Transmitter Using a High-Speed Multiplexing DAC

❖ ECOC 2016

Artificial Neural Networks for Linear and Non-Linear Impairment Mitigation in High-Baudrate IM/DD Systems

J. Estarán⁽¹⁾, R. Rios-Müller⁽¹⁾, M. A. Mestre⁽¹⁾, F. Jorge⁽²⁾, H. Mardoyan⁽¹⁾, A. Konczykowska⁽²⁾, J.-Y. Dupuy⁽²⁾, and S. Bigo⁽¹⁾

Many world-first experiments enabled with Power-DAC circuits

❖ **WORLD 1st**

Single-Carrier All-ETDM 1.08-Terabit/s Line Rate PDM-64-QAM Transmitter Using a High-Speed 3-Bit Multiplexing DAC

G. Raybon¹, A. Adamiecki¹, J. Cho¹, P. Winzer¹, A. Konczykowska², F. Jorge², J-Y. Dupuy², M. Riet², B. Duval², K. Kim¹, S. Randel¹, D. Pileri¹, B. Guan³, N. Fontaine¹, E. C. Burrows¹


¹ Alcatel-Lucent, Bell Labs, 791 Holmdel Road, Holmdel, NJ, USA; gr@alcatel-lucent.com

² III-V Labs, Route de Nozay, Marcoussis, France; ³ University of California, Davis CA USA




**IEEE Photonic Conference
(IPC), Virginia, USA, 2015**

First demonstration of single carrier all-ETDM 1-Terabit transmitter

12 x 45 Gb/s
data signals



- 1.08 Tb/s Polarization Multiplexed intradyne 3-symbol MLSE
- 540 Gb/s Single Polarization intradyne 3-symbol MLSE




BER measurements
and constellations

First demonstration of single carrier all-ETDM 1-Terabit transmitter

❖ Circuit from Power-DAC family

❖ DAC architecture

- ❖ Clockless architecture; NRZ input data must be retimed
- ❖ B1 block – SE to diff conversion
- ❖ B2 block – preamplification
- ❖ DAC-driver core provides DA conversion and amplification




❖ Design objective

- ❖ Realize the highest combination of PAM-4 symbol-rate and output swing

Particularity : Circuit fabricated at III-V Lab
using InP/GaAsSb epitaxy grown at ETH-Z


Large-swing high-symbol-rate DAC-driver with InP/GaAsSb DHBTs



Eye amplitude/height


D1 362/185 mV
D2 380/227 mV

DC supplies and controls



Footprint 1.2x1.5 mm²
Circuit core 0.52x0.47 mm²
37 transistors


$5.5 V_{ppdiff}$ 90 Gbd (180 Gb/s)



High quality and $5.5-V_{ppdiff}$ 90 GBd PAM-4 signal generation

90 Gbaud and 112 Gbaud measurements


90 Gbaud (180 Gb/s)



Power consumption 1W
Over 12-dB gain control

FoM= 3.1 GBd

112 Gbaud (224 Gb/s)



Power consumption 0.6W

FoM= 2.6 GBd

$$FoM_{driver} = D_s \cdot \frac{V_{s\ ccdiff}^2}{8 \cdot Z_0 \cdot P_{DC}}$$


D_s : PAM-4 symbol-rate

$V_{s\ ccdiff}$: Output swing at D_s

Z_0 : Load impedance


P_{DC} : Total DC power consumption

InP-DHBT DAC-driver with record FoM at 90 and 112 GBd in PAM-4




Interleaving of 2 DACs to double the overall bandwidth

❖ Analog interleaving cell operation



InP DHBT are key for conjugated high-speed and high linearity


❖ Analog interleaving cell operation



High current
switching speed: f_T

InP DHBT are key for conjugated high-speed and high linearity

❖ Analog interleaving cell operation




High linearity
+
High speed: f_T & f_{MAX}

High current
switching speed: f_T

InP DHBT are key for conjugated high-speed and high linearity

❖ AMUX


InP DHBT AMUX




Die size: 1.2x1.5 mm²
Core size: 0.6x0.6 mm²

R. Hersent et al., "Analog-multiplexer (AMUX) circuit realized in InP DHBT for high order electrical modulation format (PAM-4, PAM-8)" 2020 IEEE MIKON Conference, 2020

0.95 V_{ppdiff} at 100 GBd (200 Gb/s)




1.5 V_{ppdiff} at 160 GBd (160 Gb/s)




Power consumption: 0.94 W

Up to 160 GSa/s sampling-rate operation with large output swing





Highest sampling-rate x output swing FoM in current state-of-the-art

Linear equaliser-driver principle



Linear equaliser-drivers can compensate for E/O modulators' bandwidth limitations



Linear equaliser-driver principle




Linear equaliser-drivers can compensate for E/O modulators' bandwidth limitations

❖ High-speed + high linearity + high output power

Linear equaliser-driver principle




High linearity
+
High output power



High-speed


Conjugating large bandwidth and large linear output swing operation requires to find the sweet spot

InP DHBT linear equaliser-driver




Die size: 1.2x1.5 mm²
Core size: 0.2x0.6 mm²

**106 GHz bandwidth
6 dB peaking gain**




3-V_{ppdiff} at 80 GbD (160 Gb/s)



Power consumption: 0.74 W

R. Hersent et al. "106-GHz bandwidth InP DHBT linear driver with a 3-V_{ppdiff} swing at 80 GbD in PAM-4", *Electronics Letters*, pp. 1-2, April 2020. doi: 10.1049/el.2020.0654

A 3-V_{pp diff} linear output swing at 80 GbD in PAM-4 with 106 GHz bandwidth and 6-dB equalisation gain



$$FoM_{driver} = D_S \cdot \frac{V_{s\ ccdiff}^2}{8 \cdot Z_0 \cdot P_{DC}}$$

D_S : PAM-4 symbol-rate

$V_{s\ ccdiff}$: Output swing at D_S

Z_0 : Load impedance


P_{DC} : Total DC power consumption

A 1.22-GBd efficiency in PAM-4 at 80 GBd: state-of-the-art performances yet missing higher symbol-rate measurements

- ❖ InP DHBT technologies provide ultra high performances to fill the gap towards higher symbol-rate transmissions and optical capacity
- ❖ III-V Lab's technology provides among the highest performances in the state-of-the-art
- ❖ III-V Lab InP-DHBT based digital and analog circuits show state-of-the-art and beyond performances with conjugated large-output-swing with high bandwidth/speed


Thank you !!!

Ultra-high speed digital Mux



Mardoyan H. et al, **222-Gbaud** on-off keying transmitter using ultra-high-speed **2:1 selector** and plasmonic modulator on silicon photonics, OFC PDP 2019


High symbol rate large swing DAC



A. Konczykowska et al. **“Extreme speed power-DAC leveraging InP DHBT for ultimate capacity single-carrier optical transmissions”**, *Journal of Lightwave Technology* 2017



High symbol rate large swing linear driver



R. Hersent et al. **“106-GHz bandwidth InP DHBT linear driver with a 3-V_{ppdiff} swing at 80 GBd in PAM-4”**, *IET Electronics Letters*, 2020